Description. The CS family members are complete, stereo digital-to-analog output sys- tems including interpolation, 1-bit D/A conversion. The CS/5/6/7/8/9 support all major audio data interface formats, and the individual devices differ only in the supported interface format. The CS family members are complete, stereo digi- package. The CS/ 5/6/7/8/9 support all major audio Figures of the CS/8/9 datasheet.
|Published (Last):||21 April 2013|
|PDF File Size:||13.72 Mb|
|ePub File Size:||8.77 Mb|
|Price:||Free* [*Free Regsitration Required]|
Post as a guest Name. I can hear the aliasing at around hz and up with the square wave. I’ve included my circuit schematic, CS datasheet and a node diagram of my audio system. Surely the details of that are to be found in the datasheet if you read it carefully. The time now is There also appears to be some choice of scaling internal to the chip for a given clock.
Cirrus Logic CSKSZ – PDF Datasheet – Digital To Analog Converters (DACs) In Stock |
How do I deal with this? What does one do to get correct output if the audio data sample rate is not one of these number or is less than 32kHz? Sign up using Facebook.
It showed the table which made me confused but I have dqtasheet answer. This isn’t my area of expertise, but from reading the datasheet I’ve gotten the following: But the equation on page 4 in the CS datasheet seems to say that capacitor ought to be in the 4 to 6 nF range. Ok so I’ve made an 8 voice poly synth with four cs433 waveforms, 2 operator FM and a selectable 8 voice karplus strong synth.
You should be able to get the chip to work over a wide range of sample rates by varying the clock. Is there anything in the I2s object that could be improved or is it in the Waveform modulated object?
Olin Lathrop k 30 Ok, just wanted to confirm that. All times are GMT. What I gather from that is that as long as you match your datashset clock to your input frequency the chip sets the internal dividers itself. Probably also wants to be a NP0 ceramic or good quality plastic film type where the capacitance is highly stable as the voltage changesnot X7R ceramic or electrolytic where the capacitance varies with voltage.
Sign up or datazheet in Sign up using Google. But there’s a problem for square and sawtooth waveforms, I can clearly hear aliasing artifacts that get worse the higher the frequency normal for aliasing and it’s annoying the hell out of me.
So C4 should be around 3. Again, I didn’t read the details, but it certainly appears to be synchronous to that clock. I got a capacitance of 5nF for an RL of 1k ohm. Home Questions Tags Users Unanswered. Oh yeah, i forgot to update the schematic, messed up the calculations when i designed it at first Right now i dataaheet a nF capacitor for C4, because it’s all i had laying around.
Results 1 to 4 of 4. Sign up using Email and Password. Email Required, but never shown. Doodle 1, 4